The low pressure chemical vapor deposition of in situ phosphorus-doped polysilicon films from Sill4 and PH3 was investigated in a production-type hot wall horizontal tube reactor as a function of PHJSiH4 mole ratio and deposition temperature. With increasing PH3 partial pressure, a reduction in growth rate is observed because the dissociative chemisorption of Sill4 is inhibited. The reaction proceeds via homogeneous gas phase reactions which explains that, in our case where we operate at a relatively high pressure of about 1 torr, the reduction in growth rate is limited to a factor of 2 (87-45 A/min). By using caged cassettes and an injector, the uniformities were better than _+5% for a load of 100 wafers with a diameter of 125 mm, maintaining a flat temperature profile, within 0.5~ over the boat. The grain size and crystalline structure were studied with transmission electron microscopy. Films deposited at 580~ appeared to have the largest grain size and a perfectly smooth surface. Correspondingly, the resistivity of saturated doped films revealed a minimum value just above 500 ~cm for a deposition temperature of 580~ A linear relation between resistivity and inverse grain size was established. This relationship can be explained by a model that takes into account the resistance of grain boundaries.
The low pressure chemical vapor deposition method is widely used in integrated circuit manufacturing for the deposition of polycrystalline silicon films (1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14) . Some applications of the polysilicon films in integrated circuits are: gate electrode for MOS devices, interconnection conductor, resistor, and emitter contact. Other applications include photovoltaic conversion, thermal and mechanical sensors, and large-area LCDs. The deposition temperature appears to be an essential parameter with respect to film structure and morphology. A deposition temperature from 610 ~ to 630~ has been widely used in the industry. For lower temperatures, the as-deposited films are amorphous. Interestingly, it was found that films deposited in the amorphous state and annealed afterward showed an improved film structure (larger grains) and decreased surface roughness as compared to films deposited at higher temperatures (10) (11) (12) (13) (14) .
In order to obtain a conductive film, dopant atoms like phosphorus, boron, or arsenic need to be incorporated in the film. Originally, the dopant was introduced into the film after deposition by diffusion. Diffusion is still popular because it is a cost-effective method. However, diffusion has the disadvantages that several process steps at high temperatures with long process times are required, resulting in a high thermal load of the wafers. More recently, ion implantation as a doping method allowed very accurate dose control and profile definition at low process temperatures. However, ion implantation is an expensive approach and the dopant atoms do not reach the inside corner of polysilicon deposited over a sharp step as used in interconnections for VLSI applications (11) .
Lately, the possibility of introducing the dopants in situ, during the polysilicon deposition, was investigated in more detail. With in situ doped polysilicon, the saturation concentration of phosphorus and the corresponding lowest possible resistivity can be more easily obtained with a reduced number of process steps. Dopant sources commonly used for in situ doping of silicon are AsH3 (1, 2) for arsenic, B2H6 (1, 3, 4) or BC13 (5) for boron, and PH3 for phosphorus (6) (7) (8) (9) (10) (11) (12) (13) (14) (15) (16) (17) . By far the most experiments have been done using PH3 for phosphorus doping in the fabrication of n-type polysilicon films (6) (7) (8) (9) (10) (11) (12) (13) (14) (15) (16) (17) . Addition of PH3 to an undoped polysilicon process strongly affects the deposition rate: decreases ranging from a factor of 2 to 20 have been reported (6, 7) . Furthermore, the addition of PH3 results in a deterioration of the film thickness uniformity.
Several papers deal with these problems with the purpose of implementing the in situ-doped process in inte-* Electrochemical Society Active Member. grated circuit production. Baudrant and Sacilotti deal with a process for a load size of 80-3 in. wafers and a temperature ramp of 3~ (8) . Kurokawa reports on a load size of 50-100 mm wafers and a temperature ramp of 26~ (6) . This large temperature gradient results in a variation of crystalline structure over the batch. Learn and Foster (9) describe a process for 100 mm wafers in a special, isothermal barreltype LPCVD reactor. In this paper we have investigated the deposition rate, resistivity, and crystalline structure of a process in a production type horizontal tube hot wall reactor as a function of phosphine/silane ratio, deposition temperature, and annealing parameters. As a result, a production process for a load size of 100 125 mm wafers is presented. The unique feature of this in situ-doped process is the 580~ flat temperature profile resulting in a uniform and superior crystalline structure and surface smoothness (10) (11) (12) (13) (14) .
Experimental
The experiments were carried out in a conventional hot wall horizontal tube ASM LPCVD system. This system has a 220 mm inside diameter process tube and a 200 mm inside diameter liner (Fig. 1) . The vacuum section consists of a roots blower and a rotary vane pump. The pressure was independently controlled by a throttle valve in the pumpline. Sill4 and PH3 (50% in Sill4) were used as source gases and distributed inside the reactor with a quartz injector. The wafers were placed in quartz caged cassettes. These cassettes enclose the wafers except for narrow slits that allow the gases to reach the wafers. These caged cassettes were used because of reported bad wafer thickness uniformities using conventional open wafer boats (7, 9, 12, 15) . A load of 144 125 mm silicon wafers was loaded proximity back-to-back with a spacing of 10 mm between the front sides. Each run contained four monitor wafers on positions 18, 54, 90, and 126 ( Fig. 1) . Prior to deposition, the wafers were thermally oxidized to a thickness of 1000A SiQ. The thickness of the polysilicon film was measured with a Nanospec AFT reflectometer and the resistivity with an ASM automatic four point probe, respectively. The measurements were taken in the center of the wafer and at four points, 6 mm from the wafer edge. The uniformity is calculated as maximum value minus minimum value divided by two times the average and is expressed as a percentage. The axial temperature profile over the total wafer load was maintained flat -+ 0.5~ as the film structure is very sensitive to temperature in the transition region from amorphous to polycrystalline silicon. Most experiments were done at 580~ since this deposition temperature resulted in the lowest achievable resistivity. The polysilicon films were annealed in nitrogen in a diffusion furnace.
Results and Discussion
Deposition rate.--The deposition rate is shown as a function of phosphine-to-silane ratio in Fig. 2 . The deposition rate decreases from 87 A/min to a minimum of 45 A/min as the PH3/SiH4 ratio increased from 0 to 10 9 10 -3. The explanation for this decrease is believed to be as follows: PH3 is strongly adsorbed on the surface (16, 17) , thus inhibiting the coadsorption of silicon species. Consequently, the normal surface-controlled growth process of polysilicon is frustrated. According to Meyerson and Olbricht (7), the normal reaction scheme for the decomposition of silane is SiH4(g) + surface site ~ SiH4(a) [1] SiH4(a) ~ SiH2(a) + He(g) [2] SiH2(a) ~ St(c) + H2(g) [3] Silane is thought to be adsorbed onto the surface where it decomposes. By the strong preferential adsorption of phosphine onto the surface, this reaction path is blocked. It is proposed (7) that the reaction proceeds via the formation of Sill2 in the gas phase. Sill2 is a strongly polar molecule with a much higher adsorption probability than the fully coordinated Sill4 molecule. Sill2 decomposes further on the surface of the growing film. The alternative reaction scheme then looks as follows SiH4(g) ~ SiH2(g) + He(g) [4] SiH2(g) + surface site ~ SiH2(a) [5] SiH2(a) *-> St(c) + H2(g) [6] Both reaction paths operate in parallel, but under normal conditions the deposition process is dominated by the more rapid heterogeneous surface-controlled process. When this process is ruled out, the homogeneous gas phase reaction is the only one left. Learn and Foster (9) observed that the reduction in deposition rate by the addition of PH3 diminishes with increasing Sill4 partial pressure (0.2-0.6 torr). This can easily be understood. For the surface-controlled undoped polysilicon process, the deposition rate increases linearly (18) or less (19) with the input Sill4 partial pressure p~. On the other hand, the gas phase formation SiH~ is a unimolecular process. The required activation energy must come from kinetic energy transferred during collisions. Therefore, these types of processes usually exhibit a second-order kinetics (20) which means that the Sill2 concentration will increase with the squared Sill4 input partial pressure, pi 2. This explains that in our case, where we operate at a relatively high pressure (1.0 torr), the decrease in deposition rate upon PH3 addition is only a factor of 2, whereas for a process pressure of 0.1 torr, a decrease by a factor of 20 has been reported (7). According to van den Brekel and Bollen (19), high pressures can result in homogeneous gas phase polymerization and the formation of large silicon clusters. However, recent data for undoped poly show (21) that at temperatures below 650~ as used in this study, this occurs only for pressures above 1.5 torr. At the beginning of our study, incidently brown deposits were observed in the large free volume between door and wafer boat. This can be attributed to polymerization. The use of a well-dimensioned baffle completely eliminated this effect. The deposits on the baffle and liner were always perfectly shining.
A consequence of the fact that the process is now controlled by homogeneous gas phase reactions is that without further precautions much stronger radial nonuniformities appear on the wafers than for the undoped process. This can be easily understood. Because the process is gas phase reaction controlled, the local deposition rate depends strongly on the local volume-to-surface ratio. At the wafer edge, a high volume-to-surface ratio is "seen" due to the large volume between the wafer edge and tube wall in case open cassettes are used. This results in a high local deposition rate. An optimum distance between wafer edge and tube wall, to give a constant volume-to-surface ratio in going radially from the center of the wafer toward the wafer edge (22) , can be calculated. With the wafer spacing used in our experiment (10 ram), this distance is approximately 5 mm. However, this very small distance would make loading and unloading of the wafers impossible. Therefore, a larger diameter tube in combination with caged cassettes was used. Slits in t h e cage walls, welld i m e n s i o n e d a n d distributed, allow Sill4 to e n t e r t h e interwafer region. As a m a t t e r of course, h o m o g e n e o u s reactions will also occur outside t h e cages. However, t h e reaction p r o d u c t s h a v e a m u c h larger sticking p r o b a b i l i t y t h a n Sill4 a n d will be d e p o s i t e d on t h e t u b e a n d outside cage wall. In this way, t h e cage walls m a s k t h e wafers from t h e Fig. 3 . F o r u n d o p e d poly this u n i f o r m i t y r a n g e s n o r m a l l y from -+ 1% to -+ 2% w i t h wafers in o p e n cassettes.
T h e wafer-to-wafer u n i f o r m i t y over a 100 wafer load was in t h e _+ 5% r a n g e while m a i n t a i n i n g a flat t e m p e r a t u r e over t h e load. N o r m a l l y this flat t e m p e r a t u r e w o u l d lead to a s t r o n g depletion of t h e source gases d o w n b o a t . In (23) . T h e stability of disilane, however, is a p o i n t of concern. The 580~ sample appears to be mostly crystalline with large grains. The 620 ~ and 640~ samples are fully crystalline though with small grains. In Fig. 6 a, b , c, and d, the samples are shown after a 980~ 30 min anneal in a dry N2 ambient. The 560~ sample clearly has been converted from an amorphous to a (poly)crystalline state and shows large grains. The 580~ sample shows even larger grains than the 560~ sample. The small grains of the 620 ~ and 640~ samples have grown during anneal but did not reach a large size. In Fig. 7 the grain size as a function of deposition temperature is shown for both the as-deposited and annealed samples. The electron diffraction patterns did not allow a clear determination o f a preferred crystal orientation.
The results can be understood as follows. At a deposition temperature of 560~ the deposited film is amorphous. Partial crystallization of the film occurs after deposition from nuclei distributed throughout the film. However, the deposition rate vdep is appreciably larger than the crystallization rate Vc. This results in isolated equi-axed crystalline grains e m b e d d e d in an amorphous matrix. With increasing deposition temperature, the crystallization rate vo increases faster than the deposition rate Vdep, as appears from the reported activation energies for the respective processes: 0.78-2.0 eV for deposition (6, 9, 12, 26) and 2.9 eV for crystallization (24, 25) . Although the activation energy for crystallization relates to amorphous silicon films deposited by atmospheric pressure CVD (24) and electron beam evaporation (25) , identical values were observed in both cases. Apparently, the used deposition technique is not very relevant and this value can also be applied to our L P C V D films. At 580~ v~ is approximately equal to Vdep, which results in a mostly crystalline film. Furthermore, the crystallites had the opportunity to grow out to larger sizes. At temperatures above 600~ the film grows crystalline. In this case grain growth starts at nucleation sites on the oxide-(poly)silicon interface. Lateral grain growth will be obstructed by neighboring grains and the grains will grow out perpendicular to the surface. This results in a columnar structure. The higher deposition temperature gives rise to an increased nucleation rate [Eact = 9.0 eV (24)] and consequently a higher number of nuclei, which explains the smaller lateral grain size for the 620 ~ and 640~ films as compared to the 560 ~ and 580~ films. These results are similar to what is shown in the cross-sectional transmission electron micrographs of Kinsbron et al. (26) .
Interestingly, after annealing the 560 ~ and 580~ films, the shape of the crystallites is indicative for the twin plane re-entrant edge mechanism (27) . This crystal shape (see Fig. 8 ) is frequently observed for silicon and germanium grown from the melt (27, 28) . In this mechanism, a crystal tends to bound itself by {1111 faces which have a low surface energy but also a low growth rate. By at least two parallel twin planes, re-entrant edges are formed which enhance the growth rate, because the nucleation rate for growth will be much higher at the reentrant edge than on flat surfaces or ridges. Apparently a similar mechanism occurs during annealing of the LPCVD-deposited films (29) . Fig. 9 the resistivity as a function of the PHJSiH4 ratio is shown. It is clear from this figure that the resistivity reaches a lower limit of somewhat below 600 ~cm for high PHJSiH4 ratios. This value corresponds to saturation of the film with phosphorus at the solid solubility limit (30) . In this case the uniformity of the resistivity point to point within a wafer varies from +_2% to +-10%. A wafer resistivity profile is shown in Fig. 3 . Saturation occurs over the whole length of the boat, so a uniform resistivity wafer to wafer is easily obtained in this case (see Fig.  10 ). In the case where saturation does not occur, the resistivity is directly dependent on the partial pressure of PH3 at a specific position. So for small PHJSiH4 ratios, we see a strong gradient of the resistivity over the length of the boat due to PH3 depletion. This means that maintaining a uniform resistivity over the wafer load is more difficult for resistivities higher than 600 ~cm (Fig. 10 ) and in fact this can only be achieved by a proper balance (doorside/ pumpside) of the PH3 flow through the injector.
Resistivity.--In
Depositions were carried out at temperatures of 560 ~ 580 ~ 600 ~ 620 ~ and 640~ Samples were annealed in nitrogen for a time of 5, 10, or 30 min and at temperatures of 750 ~ 800 ~ 900 ~ and 980~ The resistivities for the as-deposited and annealed samples are shown in Fig. 11 . The highest resistivity was measured on the wafer as deposited from the 560~ run. The resistivity on this wafer had a large spread, from 0.9 ~cm to 2.5 ~cm. The wafers deposited at higher temperatures all had a resistivity below 0.01 ~cm. The lowest resistivity before anneal was measured on the wafers deposited at 580~ and was in the 700-900 ~cm range. These results indicate that for doped polysilicon films the transition from amorphous to crystalline lies somewhere between 560 ~ and 580~ For the 580~ sample, annealing only slightly reduces the resistivity because the as-deposited sample is already close to the saturation limited resistivity. The samples deposited at higher temperatures show more reduction of resistivity, but the minimum value of the 580~ sample cannot be reached after anneal except for the 600~ sample. Furthermore, it is seen that annealing is not effective for temperatures below 800~ For anneal temperatures above 800~ the resistivity drops in the direction of the saturation resistivity. Figure 12 shows the resistivity as a function of anneal time. After 5 min at 980~ the lowest level is almost reached. It can be expected that at somewhat higher temperatures rapid thermal anneal can very well be used for electrical activation of phosphorus-doped polysilicon films.
The resistivity of a polycrystalline film can be represented by a series resistance of the crystalline resistivity and the grain boundary resistivity as done in the model by Lu et aL (31) . In this model the depletion layer at the grain interface accounts for the grain boundary resistivity. For highly doped polysilicon, the width of this depletion layer can be neglected compared to the size of the crystallites. Therefore we consider the grain boundary region to be infinitesimally thin, with resistivity PGB. The unit of PGB is ~2cm 2 as it represents the resistance of an interface. With an average crystal size do, the average number of crystallites per unit length is 1/dG, which is also the number of grain boundaries per unit length. The bulk resistivity can then be written as ( crystallite size. The average grain diameter was determined from the TEM pictures. The apparent linear relation between the data points is shown by a solid line fitted through the data points. According to the theoretical relation, the abscissa of this function with the resistivity axis represents the crystallite resistivity Pc; in the figure, this is approximately 200 ~l~cm. For single-crystal silicon this resistivity corresponds to a phosphorus concentration of 8.102o cm 3. In a graph of the solid solubility of phosphorus in silicon as a function of temperature (30) , this concentration is found to be equal to the solid solubility of phosphorus in silicon at 900~ This is close to the anneal temperature of 980~ Apparently, during annealing, phosphorus atoms occupy substitutional lattice sites at a concentration approaching the solid solubility at the anneal temperature. Although the solid solubility decreases with temperature (30), the phosphorus atoms do not have enough time to escape from the bulk of the crystallites and to segregate at the grain boundaries when the cool-down rate is sufficiently high. Consequently, the room temperature concentration will then approach the solid solubility at the anneal temperature. 
Conclusions
It has been demonstrated that good quality in situ phosphorus-doped polysilicon films can be grown routinely in a horizontal batch-type LPCVD reactor. A deposition rate of 45/~min and uniformities better than -+5% were achieved for a load size of 100 wafers with a diameter of 125 mm. The resistivity of the films after anneal is shown to increase linearly with the inverse grain size. The largest grain sizes after anneal were found at deposition temperatures around 580~ This means that in achieving the lowest tJossible resistivities (500 ~t~cm), deposition temperatures around 580~ must be considered.
The thickness measured for a thin film depends to some extent on the technique which is employed. Although ellipsometry has come to be considered a "routine" method for evaluating the thickness of thermally grown or deposited SiO2 layers on Si, we and others have noted that optical measurements of very thin (<15 nm) oxides by ellipsometry may differ from structural thicknesses obtained by high-resolution transmission electron microscopy (HREM) of cross sections (1, 2) . In this report, additional data on such discrepancies is provided, and preliminary structural data from HREM are used to characterize the anomalously rapid initial film growth in dry diluted 02. Most previous analyses of initial oxidation kinetics rely on ellipsometric data. * Electrochemical Society Active Member.
Experimental Procedure
Commercially supplied 17-33 f~-cm p-type silicon wafers of (100) orientation were initially subjected to a cleaning procedure consisting of a 10 min immersion in H2SO4-H202 at 90~176
followed by a 30s dip in 1:10 HF:DI and a deionized water rinse. Immediately afterward, they were inserted into the oxidation furnace. Silicon dioxide was thermally grown at 900 ~ 850 ~ and 800~ in an ambient of 10% dry O2 in Ar. The wafers were provided and processed courtesy of Philips Research Laboratories Sunnyvale/ Signetics Corporation.
At the 900~ growth temperature used for the initial experiments, wafers were oxidized for 0.5, 1, 2, 4, and 6h to obtain a variety of oxide thicknesses in the 3-15 nm range. Subsequently, oxides were grown to three thicknesses for each of the lower growth temperatures in order to obtain
